

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

3-21-02 070069

Patent Application

In Re:

SARTSCHEV, Ronald A., et al.

Serial No:

10/015865

Filed:

12/12/01

For:

COMPACT ATE WITH

TIMESTAMP SYSTEM

Group:

Examiner:

February 5, 2002

CERTIFICATE OF MAILING, EXPRESS MAIL, OR TRANSMISSION

I, Edmund J. Walsh, Reg. No. 32,950, certify that-

this correspondence was placed in an envelope addressed to the Assistant Commissioner for Patents, Washington, DC 20231 and I have a reasonable basis to believe that it will be deposited with the US Postal Service as first class mail, postage prepaid, to the U.S. Patent and Trademark Office on or before February 5, 2002,

this correspondence is being facsimile transmitted to the U.S. Patent and Trademark Office at on or before February 5, 2002, or

this paper or fee is being deposited with the United States Postal Service as Express Mail addressed to the Assistant Commissioner of Patents, Washington, D.C. 20231, on or before February 5, 2002.

MAILING LADEL NILIMDED

Signature:

Date 7-5-02

Assistant Commissioner for Patents

Washington, DC 20231

INFORMATION DISCLOSURE STATEMENT

Sir/Madam:

In accordance with the duty of candor, the Applicant wishes to make of record the following documents listed on the attached form.

$oldsymbol{ abla}$	A)	This	statement	is	being	filed-
--------------------	----	------	-----------	----	-------	--------

- 1. Within three months of the filing date of a national application other than a continued prosecution application under § 1.53(d);
- 2. Within three months of the date of entry of the national stage as set forth in § 1.491 in an international application;
- 3. Before the mailing of a first Office action on the merits; or
- 4. Before the mailing of a first Office action after the filing of a request for continued examination under § 1.114,

and therefore no additional fees are due,

OR

- ☐ B) This statement is being filed—
 - Before the mailing date of any of a final action under § 1.113, a notice of allowance under § 1.311, or an action that otherwise closes prosecution in the application; or
 - 2. On or before payment of the issue fee,

and it is accompanied by one of:

- ☐ A fee set forth in § 1.17(p). The Commissioner is hereby authorized to charge \$180, the payment of fees under § 1.17(p), to Deposit Account Number 20-0515; or
- ☐ A statement specified in 37 C.F.R. 1.97 (e):
 - ☐ Each item of information contained in the information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement; or
 - No item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the certification after making reasonable inquiry, no item of information contained in the information

disclosure statement was known to any individual designated in § 1.56(c) more than three months prior to the filing of the information disclosure statement.

Respectfully Submitted

Edmund J. X Reg. 32,950

This information disclosure statement is not to be construed as a representation that a search has been made, nor is it to be construed as an admission that the information cited in the statement is, or is considered to be, material to patentability as defined in § 1.56(b).

Atty. Docket : 1490-US

Telephone : 617-422-2853

Fax : 617-422-2290 Attorney for Applicant

Sheet	1	of	5
SHOOL		VΙ	_

ONFORMATION DISCLOSURE STATEMENT

Atty. Docket No. 14

Serial No. 10/015865

Applicant: SARTSCHEV, Ronald A., et al.

PHENT & TRA	<u> </u>		U.S. P	PATENT DOCUME	NTS	<u>l</u>	·			
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date if appropriate			
	AA	6,246,737	Jun 12, 2001	Kuglin	375	371	Oct 26	Oct 26, 1999		
	AB	5,694,377	Dec 2, 1997	Kushnick	368	120	Apr 16, 1996			
	AC	6,073,259	Jun 6, 2000	Sartschev et al.	714	724	1	Aug 5, 1997		
	AD						C 26	沼		
	AE						0 10			
	AF									
			FOREIG	N PATENT DOCUN	MENTS		7	' نسا		
		Document	_D		G!	G 1 :	○ Trans			
		Number	Date	Country	Class	Subclass	₹es	No		
	AG									
	AH									
	AI					•				
		OTHER A	ART (Including	g Author, Title, Date	, Pertinent l	Pages, etc.)				
	AJ	Rainer Geiges, e 1, February 1, 19		olution TDC Subsystem,	" IEEE Trans	actions on Nucl	ear Science, V	ol. 41, N		
	AK			(S/s 8bit ADC Using Pre m on VLSI Circuits Dige						
	AL	J. Christiansen, ' Systems," March		IOS 0.15 ns Digital Timi	ng Generator	for TDS's and	Clock Distribu	ition		
	AM			ution CMOS Time-to-Dits, Vol. 35, No. 2, Februa		er Utilizing a Vo	ernier Delay L	ine," IEI		
	AN	Yasuo Arai, et al., "A CMOS Four-Channel X 1K Time Memory LSI with 1-ns/b Resolution," IEEE Journal of Solid-State Circuits, Vol. 27, No. 3, March 1992								
	AO			e-to-Voltage Converter ats, Vol. 24, No. 6, Dece		emory for Collic	ding Beam De	tectors,"		
kaminer -				Date Consi	idered					
xaminer: I rough citat	nitial i	f reference cor not in conform	sidered, whether	er or not citation is in onsidered. Include co	n conformation	nce with MPl form with nex	EP 609; drav	w line cation t		

ONFORMATION DISCLOSURE STATEMENT				NT	Atty. Docke	et No. 1490	. Seria	Serial No. 10/015865			
		216			Applicant:	SARTSCHEV					
(FEB 1	1 2002	Ę.			Ronald A.,						
PE	d	**			Filing Date	: 12/12/01	Grou	o:			
PARTIE TI	PADEMA		U.S	S. PATENT I	OCUMENT	TS .	1				
Examiner	Examiner Document							Filing Date	e if appropriate		
Initial		Number Date		Name		Class	Subclass				
	AA										
	AB							す			
	AC								.i.		
	AD						,	5 5	<u>. /</u>		
	AE							 	٠. ـــ		
	AF							MO.			
	T		FORE	IGN PATEN	T DOCUME	NTS			1.41		
	Document Number Date C		C0	Country Class		· · · · · · · · · · · · · · · · · · ·		slation No.			
Num		Number	Date	Co	untry	Class	Subclass	Yes	No		
-	AG										
	AH										
	AI										
		OTHI	ER ART (Includ	ding Author,	Title, Date, P	ertinent Page	s, etc.)				
	AJ	C. Thomas Gray, Resolution," IEE						Gb/s Bandwid	th and 25 ps		
	AK	Keunoh Park, et a 1999	al., "20ps Resolu	ution Time-to	-Digital Con	verter for Dig	tital Storage Os	cilloscopes,"	September		
	AL		Joonbae Park, et al., "An Auto-Ranging 50-210Mb/s Clock Recovery Circuit with a Time-to-Digital Converter," 1999 IEEE International Solid-State Circuits Conference, February 17, 1999								
	AM	Elvi Raisanen-Ru IEEE Journal of S					erter with 30-p	s Single-Shot	Precision,"		
	AN	R. Rankinen, et a	l., "Time-to-Dig	gital Conversi	on with 10 p	s Single Shot	Resolution," 1	991			
	AO	Elvi Raisanen-Ru	otsalainen, et al	l., "A BiCMC	OS Time-to-D	igital Conver	ter with 30 ps l	Resolution," 1	999		
Examiner	I				Date Conside	ered					
Examiner: Init	ial if re	ference considered	l, whether or not	t citation is in	conformanc	e with MPEP	609; draw line	through citati	on if not in		
		onsidered. Includ									

Atty. Docket No. 1490

OI PINETO	(a)	TION DISCLOSU	NT	Atty. Docket No. 1490 Serial No. 10/015865 Applicant: SARTSCHEV, Ronald A., et al. Filing Data: 12/12/01						
P.	100				Filing Date: 12/12/01 Group:					
Examinar	END		U.S	S. PATENT I	DOCUMEN	NTS	1			<u> </u>
Examiner Initial		Document Number			lame	Class	Subcl	lass	Filing Date if appropria	
	AA									
	AB									
	AC									
	AD									
	AE								,	
	AF								TC.	П
	1	D	FORE	IGN PATEN	ENT DOCUMENTS					1
		Document Number	Date	Co	arnten i	Class	Cubalas		- Yes	lation No
	AG	Number	Date		untry	Class	Subcl	ass	-: Yes,	NO
	АН								1.0014	
	AI									
		ОТН	ER ART (Includ	ding Author,	Title, Date,	Pertinent Pages	s, etc.)			
	AJ	Elvi Raisanen-Ru State Circuits, Vo				S Time-to-Digita	al Conve	rter," II	EEE Journal	of Solid-
	AK	Hideki Shirasu, e Nuclear Science,			peline TDC	Module with T	MC LSI	s," IEE	E Transaction	ns on
	AL	J. Kalisz, et al., " 31, No. 19, Septe		Converter w	ith Direct C	Coding and 100p	s Resolu	tion," E	Electronics Le	etters, Vol.
	АМ	Dinis M. Santos, 1996	et al., "A CMOS	S Delay Lock	ted Loop an	d Sub-Nanoseco	ond Time	e-to-Dig	gital Convert	er Chip,"
	AN	Antti Mantyniem Locked Loops,"		Resolution	Digital CM	OS Time-to-Dig	gital Con	verter E	Based On Nes	sted Delay
	AO	Timo E. Rahkone Intervals," IEEE						tization	of Short Tin	ne
Examiner					Date Consi					
Examiner: Init	al if re	ference considered	l, whether or not	citation is in	conforman	ce with MPEP	609; drav	v line tl	rough citation	on if not in
contormance ar	d not c	onsidered. Includ	e copy of this fo	rm with next	communic	ation to applicar	nt.			

Sheet 4 of 5

INFORMATION DISCLOSURE STATEMENT					Atty. Docket No. 1490 Serial No. 10/015865						
	ە. 2002 يى	! -			Ronald A.,		V,				
PRICE TRAD	Duce		_		Filing Date	e: 12/12/01		Group):		
& TRAD	ENTR		U.S.	. PATENT	DOCUMEN'	TS		1			
Examiner Initial		Document Number	•		Name	Class	Subclass		Filing Date if appropriates		
	AA										
	AB										
	AC										
	AD										
	AE			! 				ر د		j 	
	AF					30			.) .)		
			FOREIC	GN PATEN	T DOCUME	ENTS			: 21		
		Document	D				<u>:</u>		- Trans		
	+	Number	Date	Co	ountry	Class	Subc	lass	Yes	ار No	
	AG								0.014		
	AH										
	AI										
		OTHI	ER ART (Includii	ng Author,	Title, Date, F	Pertinent Pages	s, etc.)				
	AJ	Timo Rahknone,	et al., "Time Inter	rval Measur	rements Usin	g Integrated T	apped C	MOS D	elay Lines,"	1990	
	AK	P. Bailly, et al., "	'A 16-Channel Dig	gital TDC C	Chip."						
	AL	Vadim Gutnik, et Technical Papers	Vadim Gutnik, et al., "On-Chip Picosecond Time Measurement," 2000 Symposium on VSLI Circuits Digest of Technical Papers, April 2000								
	AM	Jozef Kalisz, et al Transactions on I	l., "Single-Chip In Instrumentation an	nterpolating nd Measurer	Time Count ment, Vol. 46	er With 200-p. 5, No. 4, Augu	s Resolu ist 1997	tion and	d 43-s Range	," IEEE	
	AN	C. Ljuslin, et al., Science, Vol. 41,	"An Integrated 16 No. 4, August 199	5-Channel C	MOS Time 1	to Digital Con	verter,"	IEEE T	ransactions o	n Nuclear	
	AO	Beomsup Kim, et of Solid-State Cir	t al., "A 30-MHz Frcuits, Vol. 25, No	Hybrid Anal	log/Digital C ber 1990	Clock Recovery	y Circuit	in 2-un	n CMOS," IF	EEE Journal	
Examiner				J	Date Conside	ered					
Examiner: Init	ial if re	ference considered	, whether or not c	itation is in	conformance	e with MPEP	609; drav	w line tl	hrough citation	on if not in	

P ENERRMATION DISCLOSURE STATEMENT					Atty. Docket No. 1490 Serial No. 10/015865						
FEB 1 1 200	OFFICE S				Applicant: SARTSCHEV, Ronald A., et al.						
	. Cat				Filing Da	ite: 12/12/01		Group	5 :		
Evaminer	i.M.		U.	.S. PATENT	DOCUMEN	NTS		,			
Examiner Initial		Document Number			Name	Class	Subclass		Filing Date	e if appropriate	
	AA		01								
	AB										
	AC								10	70	
	AD								13	2	
	AE								= 3		
	AF								-		
			FORE	EIGN PATEN	1T DOCUM	IENTS			S		
		Document	Data				Subclass			slation	
	AG	Number	Date	Co	ountry	Class	Subc	lass	Yes	No	
	AH					-					
	AI										
		OTH	ER ART (Inclu	Iding Author	Title Date	Dortinant Dage	e etc.)				
	AJ	"Misfire Analysis wysiwyg://210/ht	s with Time Inte	erval Analyze	er," Yokoga	wa Test and Me		ent,			
	AK	"Using FastFrame sysiyg://BODY.1	e Segmented M 81/http://www.	lemory," Tekt tektronixe	tronix MBD asurement/A): Applications, App_Notes/dpo/	'fastfram	e/eng/			
	AL										
	AM										
	AN							•			
	AO					· · · · · · · · · · · · · · · · · · ·					
Examiner					Date Consid	dered					
		eference considered						w line	through citation	on if not in	